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ABSTRACT
In this work it is reported a vertical electrolyte transistor (VET) whose structure is based on stacked
layers as described below: bottom contact (source or drain) → channel → permeable intermediate
electrode (drain or source)→ ion gel (electrolyte gate dielectric)→ gate top contact. This VET depicts
versatility to work as Electrolyte-Gated Vertical Organic Field Effect Transistor (Electrolyte-Gated
VOFET) or Vertical Organic Electrochemical Transistor (VOECT) as never reported before. The
distinction of these operation modes is regarding to the transistor transconductance that occurs due to
induced charge carriers or ionic current, respectively. Both modes of operation show that this VET
is able to work at very low voltage range and drive a high current density. These observed features
make VETs a good candidate for applications in iontronic devices, bio-sensors and/or very low power
optoelectronic circuits.
1. Introduction
Electrolyte-gated organic field effect transistors (EGOFETs)
form a featured transistor class with great potential for ap-
plication in low power (bio)-electronics [1, 2, 3, 4, 5]. In
the EGOFET device architecture, the organic semiconduc-
tor is in direct contact with the analyte. The gate-induced
charge occurs due to the electric double layer formed at the
semiconductor/electrolyte interface that can be described as
a Helmholtz layer [6, 2, 7, 8]. This electrolyte layer can be
formed by an ionic liquid [6] or ion gel [8] and both provide
higher gate capacitance (up to ∼ 1000 higher) compared to
the non-electrolytic dielectrics [3]. That enables EGOFETs
to operate at low voltages (< 0.5V) [6, 2].
Another class of transistors able to operate at very low
voltage range (∼ 1.5V) is the class of vertical organic field
effect transistors (VOFETs) [9, 10, 11]. In these types of de-
vices all the layers are stacked in order to form a diode cell
on a capacitive cell (or vice versa) [9, 12]. Its channel length
is only a few nanometers, allowing an output current to be
obtained at a low drain voltage for any gate voltage applied.
Compared to EGOFETs, VOFETs show higher current den-
sity at equivalent voltage ranges and fast response times by
up to three orders of magnitude [11, 13].
In this work, we demonstrate a vertical electrolyte tran-
sistor (VET), composed of stacked layers as depicted in Fig-
ure 1. This architecture is based on a blend architecture/struc-
ture of the two well-known devices introduced before: (i)
solid state EGOFETs, with an ion gel as electrolyte gate di-
electric and, (ii) VOFETs, in which all the layers are stacked.
As far as the author know, there are just two similar VET al-
ready reported in the literature named as Electrolyte-Gated
Vertical Organic Transistor (VOT) in 2018 [14] and Electroly-
te-Gated VOFETs in 2019 [15]. Here, the choose of this
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new name, Vertical Electrolyte Transistor (VET), is an at-
tempt to associate it only with its architecture/structure. In
the sequence, after the charge carriers transport has been
analysed, similar name to the existing in literature [15] will
be attributed for transistors with transconductance generated
by field effect only. Since there are more than one possi-
bility to explore the transconductance in VETs and it has
never been reported before in literature, that is one of the
main goal in this paper to describe differenciated charge car-
riers regimes in VETs. All the new defined names have been
choose in an attempt to keep in agreement with the architec-
tures/structures largely studied before in literature [12, 6, 16,
15].
The results presented here are with respect to the versa-
tility of this structure, which is able to be implemented in
two different transistor principles, namely: (i) Electrolyte-
Gated Vertical Organic Field Effect transistor (Electrolyte-
Gated VOFET), where the modulation of the output current
occurs due to the induced charge carriers in the channel or,
(ii) Vertical Organic Electrochemical Transistor (VOECT),
where the modulation of the output current occurs due to the
ions that diffuse into the channel. Both transistor operations
allow very low voltage operation ranges with high current
density.
2. Experimental section
The VET structure consists of: (a) bottom contact – in-
dium tin oxide (ITO); (b) channel – poly(3-hexylthiophene-
2,5-diyl) regioregular (P3HT) from chlorobenzene solution
(∼ 150 nm); (c) intermediate permeable electrode – a blend
of silver nanowires-(Ag-NWs) with Poly(methyl methacry-
late) (PMMA) deposited by drop casting; (d) electrolyte gate
dielectric - deposition of the ion gel produced from a process
called “cut and stick” as described by K. H. Lee et al. [8];
(e) top gate contact – “cut and stick” deposition of gold (Au)
foil with ∼ 7 nm. The transistor active area is ∼ 9mm2.
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Vertical Electrolyte Transistor
Figure 1: VET architecture based on a capacitive cell on a
diode cell. Device structure: ITO (source or drain), P3HT
(channel), Ag-NW with PMMA (intermediate permeable elec-
trode / drain or source), ion gel (electrolyte gate dielectric)
and Au foil (gate contact). The microscope image depicts the
Ag-NW with PMMA deposited on P3HT with good connec-
tion/distribution in the plane between the NWs.
ITO films (100 nm, 20Ω∕sq) on glass substrates were
acquired from Ossila. The ITO substrates were cleaned in a
sequence of acetone, isopropanol and water in an ultrasonic
bath. Afterwards, the substrates were cleaned for 15minutes
in an UV ozone cleaner (Ossila). Immediately after this
cleaning step, the P3HT film was deposited on the ITO elec-
trodes.
Regioregular poly(3-hexylthiophene-2,5-diyl) (P3HT)was
supplied fromRiekeMetals. It was deposited from chloroben-
zene solution (10mg∕mL) by dynamic spin coating twice at
60휇L at 600 rpm. The P3HT film thickness was ∼ 150 nm.
The film was annealed at 80표C for 30min in inert gas atmo-
sphere.
To produce the intermediate electrode (IE), a blend of
Ag-NWs with PMMA was prepared to obtain the perme-
able IE. PMMA was added to the solution to increase the
solution’s surface tension avoiding the droplet spread on the
P3HTfilm edges forming a short circuit with the bottom con-
tact. The PMMA solution was prepared according to litera-
ture [17] using 1mg∕mL concentration. The co-solvent used
was 1.0mL ethanol/water (80/20 wt-%). This solution was
stirred at 80 oC overnight. 400휇LAg-NW from isopropanol
was then mixed with 200휇L PMMA solution and stirred at
80 oC for 5min. 10휇L of this blend solution was then drop
cast on the P3HT film. Figure 1 depicts a microscope image
of Ag-NW/PMMA IE with good in-plane interconnection
between the NWs forming a network.
The ion gel was prepared at the same concentration as
described by K. H. Lee et al [8] where it was reported a ca-
pacitance of 10휇F cm−2 for 10휇m thick ion gel sandwiched
between two gold electrodes. Its solution was prepared from
acetone with poly(vinylidene fluoride-co-hexafluoropropyl-
ene), P(VDF-HFP); and the ionic liquid 1-ethyl-3-methyl-
imidazolium bis(trifluoromethylsulfonyl) amide. It was stirred
for 30min at 55oC. 100휇퐿 of the solution was then drop
cast on a clean glass slide and the resulting film was stored
in inert gas atmosphere. Following the same procedure de-
scribed in literature [8], the ion gel film was “cut and stuck"
on the Ag-NW intermediate electrode followed by a “cut and
stuck" gold foil to form the gate contact (see Figure 1).
3. Results and Discussion
The electronic properties of the produced VETwas anal-
ysed from the transfer and output characteristics curves. The
transistor was tested for two different very low gate volt-
age ranges, as depicted in Table 1: (Range A) −0.3푉 <
푉푔,퐴 < +0.3푉 and (Range B) −0.6푉 < 푉푔,퐵 < +0.6푉 ,for ambipolar 푉푑푠. According to the applied voltage bias andits magnitude, the transistor transconductance occurs due to
the induced charge carriers or ionic current. The analysis
was done for ambipolar 푉푑푠 with applied voltage at the bot-tom electrode (ITO) with reference to the IE. Its structure
presents a built-in voltage close to zero. The work function
of ITO is ∼ 4.8 eV and Ag-NW ∼ 4.6 eV [18]. As P3HT
HOMO is at ∼ 5 eV, hole injection from ITO or Ag-NW
into P3HT is enabled at low voltages [19, 20].
Gate Voltage Range Δ푉푔
Range A (푉푔,퐴) −0.3V < Vg,A < +0.3V
Range B (푉푔,퐵) −0.6V < Vg,B < +0.6V
Table 1: Gate voltage ranges applied on VET.
The transfer curve (퐽푑푠 × 푉푔) for 푉푑푠 = −0.4V and am-bipolar gate biasing (Range A) is depicted in Figure 2(a).
The transconductance (푔 = Δ퐼푑푠∕Δ푉푔) for negative gatebias is more pronounced than for positive gate bias. The
black-squares in Figure 2(a) depict the very low leakage cur-
rent density (퐽푔 , the current between gate and IE), which is atleast three orders of magnitude lower than the output current
density (퐽푑푠 - red circles).Figure 2(b) shows the transfer curve for 푉푑푠 = +0.4V(Range A) with an almost negligible transconductance. In
this electrical configuration, holes are injected from the bot-
tom electrode (ITO) while the applied gate voltage changes
the energy barrier in the anode-IE/channel interface. How-
ever, as the anode energy barrier is too high, this low voltage
applied is not enough to improve the charge carrier injection
and no significant modulation is observed.
The characteristic curve (퐽푑푠 ×푉푑푠) for negative 푉푑푠 andambipolar gate biasing is depicted in Figure 2(c). For nega-
tive gate biasing setup, holes are induced in the channel inter-
face through the pores of the IE as illustrated in Figure 3(a).
This charge carrier polarization increases the output current
intensity. Note, when gate voltage is applied, charge carriers
are induced just at the interface channel/IE pores. The out-
put current is therefore a sum of: (1) The current from the
IE portion without pores that are the regions not affected by
the applied gate voltage because the electric field is shielded
by the Ag-NW. That is the same output current formed when
푉푔 = 0V and; (2) The portion related to the pores regionswhere the gate electric field permeates. The energy barrier
changes take place at these regions producing the transistor
modulation as already described in VOFET literature [9, 21].
In this VET, the output current modulation profile as
well as its behavior are similar to that observed in the broad
VOFET literature [10, 11, 9]. The saturation regime in the
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Figure 2: VET electrical characterisation for gate voltage
range A with unipolar output current – (a) Transfer curve for
ambipolar gate biasing depicting the output current density
(퐽푑푠–red circles) and leakage current density (퐽푔–black squares)
for 푉푑푠 = −0.4V. (b) Characteristic curve for unipolar current
density modulated by ambipolar gate biasing.
output current is not reached since the channel length is too
short and the low injection energy barrier. These same prop-
erties also result in transistors with a non-negligible out-
put current, even for 푉푔 = 0푉 . However, an advantage ofthe architecture presented herein over VOFETs is the higher
capacitance of the ion gel dielectric layer when compared
to a dielectric layer from VOFETs. This allows modula-
tion to be observed for an applied gate voltage of just up
to 푉푔 = ±|0.3|V, a range not previously shown in VOFETs.The ion gel high capacitance is due to the Helmholtz double
layer (induced charges carriers/ions double layer) as shown
in Figure 3, a phenomenon widely studied in EGOFET liter-
ature [2, 22].
Within this first analysed voltage range A, our VET pre-
sents transconductance due to the induced charge carriers in
the channel/IE pores. Because of its operation mode, for the
gate voltage range A we named this device as Electrolyte-
Figure 3: Illustration of charge carrier distribution for this VET
when: (a) 푉푑푠 < 0V and 푉푔 < 0V forming the on-state (퐼표푛=
on-state current). The Helmholtz double layer is formed at
the interface of the IE pores and the organic semiconductor.
(b) 푉푑푠 < 0V and 푉푔 > 0V (limited by the voltage range A)
forming the off-state (퐼off= off-state current). (c) 푉푑푠 < 0V
and 푉푔 ≥ +0.3V (limited by the voltage range B), where 퐼푖 =
ionic current.
Gated VOFET. Then, for negative 푉푑푠 bias, it is possible todefine the Electrolyte-Gated VOFET on-state with a nega-
tive gate voltage setup (as in Figure 3(a)). However, when
a positive gate voltage range is applied, electrons are in-
duced at the interface channel/IE pores that will close the
transport in the pores (see Figure 3(b)). In these regions the
current is decreased forming the Electrolyte-Gated VOFET
off-state. As depicted in Figure 2(c), the output current de-
creases when 푉푔,퐴 = +0.15푉 . Then, the transport in thepores regions are closed but the output current keeps with
the same density in the regions without pores where there
are no induced charge carries due to the applied gate voltage
and the interface energy barrier is not affected. This behav-
ior has already been widely explained in VOFETs literature
where this gate voltage bias, able to create the off-state, is
named backward gate voltage [9, 21].
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This VET was tested also for 푉푔,퐴 > 0.15V. Howeverthe output current increases again for 푉푔,퐴 = +0.30V. Forthis electrical setup an ionic current (퐼푖) appears through thechannel/IE interface and this 퐼푖 will generate the modulationmaking the output current density increases once again (see
Figure 3(c)). Therefore, this electrical configuration does
not present the lowest output current intensity for this VET
since this result is the sum of: (i) the current from the re-
gions where there is no IE pores with intensity equivalent
to the off-state current (퐼off ) added to, (ii) the ionic cur-rent (퐼푖) from the IE pores region. Due to the ions diffusionthrough the semiconductor, this behavior is similar to that
observed in Organic Electrochemical Transistors (OECTs)
[16] and its transconductance does not depend just on the
induced charge carriers. The discussion on charge carriers
transport associated with the ionic current will be retaked
soon after. Based on transconductance due to only induced
charge carriers, the On-Off ratio for the present Electrolyte-
Gated VOFET (Range A) is defined to 푉푔,퐴 = −0.3푉 (On-state) and 푉푔,퐴 = +0.15푉 (Off-state).The VET analysis for gate voltage range B (−0.6V <
Vg,B < +0.6V) is depicted in Figure 4. Its charge carri-ers regimes are different from that observed for gate voltage
range A. The modulation occurs for ambipolar 푉푑푠 as notobserved for the lower gate voltage range. Once this higher
gate voltage (Range B) is applied, no more the unipolar out-
put current behavior observed in the voltage range A is ob-
tained.
The transfer curves for gate voltage range B are depicted
in Figure 4: (a) for 푉푑푠 = −0.4V bias and (b) for 푉푑푠 =
+0.4V bias. When the applied gate voltage is 푉푔 > 0.3V,cations diffuse inside the P3HT film changing its electri-
cal properties and increasing its conductivity with the ion
doping process [23]. So, due to this ionic current through
the IE pores/P3HT interface, this VET mode operation was
named here as a Vertical Organic Electrochemical Transis-
tors (VOECT). The presence of the ionic current makes this
transistor stable no longer than five cycles of measurements
initialising its degradation after that. However, this new de-
vice is stable when explored only in the gate voltage range
A as an Electrolyte-Gated VOFET. More than twenty cycles
of measurements were performed without any change when
it operates as Electrolyte-Gated VOFET only.
The characteristic curves for gate voltage (Range B) are
depicted in Figure 4: (c) for negative 푉푑푠 and (d) for positive
푉푑푠 ranges. For negative 푉푑푠 range, the output current pro-file is similar to observed in Range A. But, when 푉푔 > 0.3Vis applied and cations diffuse through the IE pores, a mag-
nification of the output current intensity is observed. There-
fore, for negative 푉푑푠 and positive 푉푔 range B is set, thisVET works as a VOECT with modulation occurring due to
the ionic current. However, when negative 푉푑푠 and negative
푉푔 range B is set, this VET works as an Electrolyte-GatedVOFET due to its modulation being the result from induced
charges in the channel.
In Figure 4(d) is depicted the characteristic curve for pos-
itive 푉푑푠. The off-state is formed when positive gate voltage
induces electrons in the channel/IE pores anode. As a major-
ity holes charge carriers device, this electrical configuration
set closes these IE pores/channel interface transport. The
on-state is formed when negative gate voltage is applied and
open the IE pores/channel in the anode.
The two similar VETs that have already been reported
in the literature [15, 14] present higher On-Off ratio than
the present VET but for a voltage range up to 3 [15] to 20
[14] times higher that in the present work does not becom-
ing a comparable parameter. Here in this work, the main
focus to be stressed is regarding to its different charge carri-
ers transport regimes possible to be explored in VETs, never
reported in this architecture before. The VET presented in
this work has two distinctive mode operation as Electrolyte-
Gated VOFET or VOECT depending on the gate voltage
bias and range. For both mode of operation it is possible
to obtain a high On-state current density with intensity of
∼ 101mA∕cm2.
Since that is a new device class based on VOFETs and
EGOFETs architectures, it was compared our results with
these two transistors efficiency andmodes of operations. For
a comparisonwithVOFETs: the great advantage of the present
device is that the applied voltage range is much smaller since
some of the best results for VOFETs is in the order of 푉푑푠 =|1.5|V and the current density is comparable to someVOFETs
operating with voltage range of 푉푑푠 ≥ |2.0|V. On the otherhand, when compared to EGOFETs architecture: the applied
voltage range is similar in both architectures but the cur-
rent density is much higher in our device. In this point of
view we have in just one device architecture good features
like: a active area of ∼ 9mm2 with high current density
been operating by a very low voltage. With applied volt-
age up to 0.5V, the presented current density is enough to
drive a current able to generate luminescence as required in
optoelectronic devices that normally requires higher voltage
range [24, 25]. This situation has already been explored as a
Vertical Electrolyte Gated Polymer Light-Emitting Transis-
tor [26] since the structure is very promising for applications
in for low-power optoelectronic circuit. Other possible ap-
plications are related to bio-sensor where the larger active
area can generate higher sensitivity for sensors or iontronic
delivery devices [4] with larger active area when compared
to EGOFETs or OECTs architectures [27].
In conclusion, here it is successfully reported a verti-
cal electrolyte transistor (VET) based on a combination of
two well known devices that are the: VOFET, exploring its
stacked layers architecture and; the EGOFET, exploring its
high capacitance of an ion gel dielectric structure. This com-
bination results in a transistor able to drive high current den-
sity like in VOFETs with a very low voltage range opera-
tion like in EGOFETs. Depending on the gate voltage range
applied, the transconductance in this transistor occurs: (i)
due to charge carriers induced in the channel working as an
Electrolyte-Gated VOFET or; (ii) due to ionic current creat-
ing a VOECT. This VET architecture brings the possibility
to work with transistors with very low voltage range simul-
taneously with a high current density.
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Figure 4: VET electrical characterization for gate voltage
range B and ambipolar output current – Transfer curve for am-
bipolar gate biasing depicting the output current density (퐽푑푠–
red circles) and leakage current density (퐽푔–black squares) for
(a) 푉푑푠 = −0.4V and (b) 푉푑푠 = +0.4V. Characteristic curve
for (c) negative and (d) positive 푉푑푠 range with ambipolar gate
bias
We believe that further advance in this new architecture
can improve research areas such as iontronic delivery de-
vices and (bio-)sensors technology based on electrolyte solu-
tion. The possibility to develop VETs with larger active area
can improve important characteristics of devices such as, the
sensitivity of sensors, increase the transfer area for delivery
drug applications. Finally, this VET shows great potential
for implementation in low-power optoelectronic circuits.
List of abbreviation
EGOFET Electrolyte Gated Organic Field Effect Transistor
OECT Organic Electrochemical Transistor
VOFET Vertical Organic Field Effect Transistor
VET Vertical Electrolyte Transistor
Electrolyte-Gated VOFET Electrolyte-GatedVertical Organic Field Effect Transistor
VOECT Vertical Organic Electrochemical Transistor
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